

MOSFETs

Small Signal Model is the same for N and P mos

$$V_p = \sqrt{2} V_{rms}$$


Fundamental Formulas

look for Formulas that solve for the same values

$V_{DS} = V_{GS} - V_t$

$I_D = \frac{1}{2} K_X \left(\frac{W}{L} \right) (V_{GS})^2$ $\Rightarrow K_X = M_X C_{ox}$

$\frac{I_x}{I_y} = \frac{(W/L)_x}{(W/L)_y}$ \Rightarrow Only when Gate is Shorted to S/D



$V_{GS} > V_t$

- $V_{GS} < V_{DS}$: no channel; transition in triode; $I_D = 0$
- $V_{GS} = V_{DS} + V_{DSoff}$: a channel is induced; transition operates in the mode region or the saturation region depending on whether the channel is continuous or pinched off at the drain end.
- $V_{GS} > V_{DS}$: continuous channel; transition in triode; $I_D = \frac{1}{2} K_X \left(\frac{W}{L} \right) V_{GS}^2$

Then, $I_D = K_X \left(\frac{W}{L} \right) \left[(V_{GS} - V_{DS}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$ or equivalently, $I_D = K_X \left(\frac{W}{L} \right) \left(V_{GS} - V_{DS} \right)^2$

Then, $I_D = \frac{1}{2} K_X \left(\frac{W}{L} \right) \left[(V_{GS} - V_{DS}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$ or equivalently, $I_D = \frac{1}{2} K_X \left(\frac{W}{L} \right) V_{GS}^2$

$|V_{GS}| > |V_{DS}|$

- $V_{GS} < |V_{DS}|$: no channel; transition in triode; $I_D = 0$
- $V_{GS} = |V_{DS}| + |V_{DSoff}|$: a channel is induced; transition operates in the triode region or in the saturation region, depending on whether the channel is continuous or pinched off at the drain end.
- $V_{GS} > |V_{DS}|$: continuous channel; transition in triode; $I_D = \frac{1}{2} K_X \left(\frac{W}{L} \right) V_{GS}^2$

Triode Region Saturation Region


CURRENT MIRRORS

CURRENT MIRROR WITH CURRENT SOURCE I_{REF}

M_2 in SAT \rightarrow high r_o
 M_1 in SAT \rightarrow diode connected
For M_2 to be in SAT
 $V_o \geq V_{GS} - V_t = V_{DS2} = \sqrt{\frac{2 I_{DS2}}{K_X (\gamma/2)}}$

output resistance $r_o = r_{DS2}$
 $I_o = I_{REF}$ for $V_o = V_{DS2}$
 $\left\{ \begin{array}{l} I_{REF} = \frac{1}{2} k_m \left(\frac{W}{L} \right) V_{GS1}^2 (1 + \lambda V_{DS1}) \\ I_o = \frac{1}{2} k_m \left(\frac{W}{L} \right) V_{GS2}^2 (1 + \lambda V_{DS2}) \end{array} \right.$
 $\frac{I_o}{I_{REF}} = \frac{(W/L)_2}{(W/L)_1} \frac{(1+\lambda V_{DS2})}{(1+\lambda V_{DS1})} \propto \lambda \propto \frac{1}{L}$

CMOS



$$V_{GS} = V_{DD} - V_{GS2} = 1.8 - 0.5 - 0.2 = 1.1V$$

$$\begin{aligned} K_n &= 3.87 \\ K_p &= 86 \\ V_T &= \pm 0.5V \end{aligned}$$

$$\begin{aligned} (W/L)_2 &= \frac{2 \cdot I_{DS2}}{K_n |V_{GS2}|^2} = \frac{2 \cdot 100 \mu A}{86 \cdot (0.5)^2} = 58.14 \\ (W/L)_1 &= \frac{2 \cdot I_{DS1}}{3.87 \cdot (0.5)^2} = 12.92 \end{aligned}$$

$$A_V = -g_{m1} \left(\frac{1}{R_D} \parallel R_L \right)$$

$$\rightarrow r_{o1} \parallel R_D = \frac{A_V}{g_{m1}} = \frac{20}{20} = 20 \text{ k}\Omega \quad \text{or} \quad \frac{A_V \cdot L}{g_{m1} \cdot R_D} = 50 \text{ k}\Omega \parallel 60 \text{ k}\Omega = 27.3 \text{ k}\Omega$$

$$L = \frac{20}{27.3} = 0.73 \mu m$$

The circuit in Fig. A3 is fabricated in the **0.18- μm CMOS** technology with parameters as specified in Table K.1 (slide 1). The supply voltage $V_{DD} = 1.8$ V. Design the circuit to obtain a voltage gain $A_v = -20$ V/V. Use devices of equal length L operating at a drain current $I = 100 \mu A$ and $|V_{GS}| = 0.5$ V. Determine the required values of V_o , L , $|V_{GS1}|$, and $|V_{GS2}|$.

Amp-Summary Tables

NMOS transistors

Transconductance:

$$g_m = \mu_n C_{ox} \frac{W}{L} V_{GS} = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D} = \frac{2 I_D}{V_{GS}}$$


Output resistance:

$$r_o = V_{DS} / I_D = 1 / g_{ds} \Rightarrow g_{ds} = \frac{I_{DS}}{V_{DS}}$$

PMOS transistors


Same formulas as for NMOS except using $|V_{GS}|$, $|V_A|$, $|I|$ and replacing μ_n with μ_p .

Small-Signal Equivalent-Circuit Models



Case	R_L	R_{o2}	R_{d1}	A_{v1}	A_{v2}	A_o
1	∞	∞	r_o	$-g_m r_o$	$g_m r_o$	$-(g_m r_o)^2$
2	$(g_m r_o) R_o$	$r_o/2$	$\frac{1}{2} (g_m r_o)$	$g_m r_o$	$\frac{1}{2} (g_m r_o)^2$	$-\frac{1}{2} (g_m r_o)^3$
3	r_o	$\frac{2}{g_m}$	-2	$\frac{1}{2} (g_m r_o)$	$\frac{1}{2} (g_m r_o)$	$-(g_m r_o)$
4	$0.2r_o$	$\frac{1.2}{g_m}$	-1.2	$0.17(g_m r_o)$	$0.17(g_m r_o)$	$-0.2(g_m r_o)$

Differential Amps Sample



$$\left\{ \begin{array}{l} V_{DS4} = \frac{1}{2} V_{id} + V_{cn} \\ V_{DS3} = -\frac{1}{2} V_{id} + V_{cn} \end{array} \right.$$

$$\left\{ \begin{array}{l} V_{o2} = -g_m \frac{V_{id}}{2} \cdot R_o \\ V_{o1} = -(-g_m \frac{V_{id}}{2}) \cdot R_o \end{array} \right.$$

$$= g_m V_{id} \cdot R_o$$

$$Av_d = \frac{V_{o2}}{V_{id}} = \frac{V_{o2} - V_{o1}}{V_{id}} = g_m \cdot R_o$$

$$= g_m \cdot R_o$$

Other Formulas

$$|E| = \frac{V_{DS}}{L}$$

μ_x = mobility of holes/e-

Characteristics

Amplifier type	R_o	A_{v1}	R_o	A_{v2}	G_o
Common source (Fig. 7.36)	∞	$-g_m R_o$	R_o	$-g_m (R_o \parallel R_i)$	$-g_m (R_o \parallel R_i)$
Common source with R_s (Fig. 7.38)	∞	$-\frac{g_m R_o}{1 + g_m R_s}$	R_o	$-\frac{g_m (R_o \parallel R_i)}{1 + g_m R_s}$	$-\frac{g_m (R_o \parallel R_i)}{1 + g_m R_s}$
Common gate (Fig. 7.40)	$\frac{1}{g_m}$	$g_m R_o$	R_o	$g_m (R_o \parallel R_i)$	$\frac{R_o}{R_o + 1/g_m}$
Source follower (Fig. 7.43)	∞	1	$\frac{1}{g_m}$	$\frac{R_o}{R_o + 1/g_m}$	$\frac{R_o}{R_o + 1/g_m}$

General:

$$\frac{V_i}{I_i} = \frac{V_o}{I_o}$$

$$\frac{V_o}{V_i} = \frac{I_o}{I_i}$$

$$\frac{V_o}{V_{Si}} = \frac{I_o}{I_{Si}}$$

More Formulas

$$V_A = \frac{1}{\lambda} \quad / \quad f_o = \sqrt{\lambda I_o}$$

λ = Used for Body Effect


$$\hookrightarrow g_{mb} = \lambda g_m$$

$$\hookrightarrow A_v = \frac{1}{1 + \lambda C}$$

$$\gamma \approx 0.4 \sqrt{V}$$

EXERCISE

Diff Amps



$$\begin{aligned} I &= 20 \mu A \\ R_S &= 20 k\Omega \\ V_{DD} &= 2V \\ V_{SS} &= 2V \\ K_{nL}(W/L) &= 1 \text{ mA/V}^2 \\ V_t &= 0.4V \\ \lambda &= 0, \gamma = 0 \end{aligned}$$

- (a) V_{CM}
 (b) R_o for $A_{dC} = 15 \text{ V/V}$
 (c) V_{O1} & V_{O2}
 (d) $V_{O1}/V_{CM} = A_{CMSE}$
 (e) CMRR for 10% mismatch in R_o

(a) $V_{CM} = 0$
 $V_{CM} = V_{GS1} + V_t = V_{GS1} + I \cdot R_S$
 $V_{GS1} = V_t + V_{OV} = V_t + \sqrt{\frac{I}{K_{nL}(W/L)}} = 0.4 + \sqrt{\frac{20 \mu A}{1 \text{ mA/V}^2}} = 0.54V$

$$V_{CM} = 0.54 + 20 \mu A \cdot 20 k\Omega = 0.94V$$


(b) $A_d = g_m \cdot R_o$
 $g_m = \frac{2I_0}{V_{OV}} = \frac{20 \mu A}{0.1V} = 140 \mu \text{A/V}$
 $R_o = \frac{15}{140 \mu A} = 107 k\Omega$

(c) $V_{O1} = V_{O2} = V_{DD} - I_{O1,2} \cdot R_o = 2 - 10 \mu A \cdot 107 k\Omega = 0.93V$

(d) $\frac{V_{O1}}{V_{CM}} = - \frac{R_o}{R_{GS1} + 2R_S} = - \frac{107 k\Omega}{140 \mu A + 40 k\Omega} = -2.26 \text{ V/V} \quad R_o > R_S$

(e) $R_{O1} = 107 k\Omega$
 $R_o = 107 k\Omega + 107 k\Omega = 114 k\Omega$
 $A_{CM} = -\frac{\Delta R}{2R_S} = -\frac{10.7 k\Omega}{40 k\Omega} = -0.27 \text{ V/V}$

$$\text{CMRR} = \frac{15}{0.27} = 55.5 \rightarrow 35 \text{ dB}$$



(A5.8) $I_1 = I_2 = I_3 = 100 \mu A$ $V_{O1} = 0.16V$
 $V_{BIAS} = V_{GS1} + I \cdot R = 0.5 + \sqrt{\frac{2 \cdot 100 \mu A}{8 \text{ m}}} + 100 \mu A \cdot 100 = 0.67V$

(b) $g_{m1} = \frac{2 \cdot 100 \mu A}{0.1V} = 1.25 \text{ mA/V}$
 All transistors will have the same R_o (why?)

$$R_{O1,2,3} = \frac{|V_{OL}|}{I_0} = \frac{5}{100 \mu A} = 50 k\Omega$$

(c) Small-signal eq. model to determine $R_{in} \times R_o$ (see Lecture 17)

$$R_{in} = \frac{1 + R_o / r_{ds}}{g_{m1} + 1 / r_{ds}} \approx \frac{2}{g_{m1}} = 1.6 k\Omega \quad \left\{ \begin{array}{l} \text{since } r_{ds} = r_{ds} \\ \propto 1 / r_{ds} \approx \end{array} \right.$$

$$R_o = r_o + R + g_{m2} R_o = 50 k\Omega + 100 + 1.25 \cdot 50 k\Omega + 100 = 564 k\Omega$$

(e)

$$i_o = -\frac{V_o}{r_o} = -g_{m1} V_i + \frac{V_o - V_i}{r_o}$$

$$\begin{aligned} (g_{m1} + \frac{1}{r_o}) V_i &= \frac{2 V_o}{r_o} \\ \rightarrow A_v &= \frac{V_o}{V_i} = \frac{2 g_{m1} r_o + 1}{2} = \frac{1.25 \cdot 50 k\Omega + 1}{2} = 31.75 \text{ V/V} \\ G_v &= \frac{V_o}{V_{GS1}} = \frac{V_i}{V_{GS1}} = \frac{V_o}{R + R_o} = \frac{1.6 k\Omega}{100 + 1.6 k\Omega} = 29.9 \text{ V/V} \end{aligned}$$

A4.10

Design the circuit in Fig. 10 to obtain $I = 1 \mu A$, $I_D = 0.5 \text{ mA}$, $V_S = 2 \text{ V}$, and $V_D = 5 \text{ V}$. The NMOS transistor has $V_t = 0.5 \text{ V}$, $K_{nL}(W/L) = 4 \text{ mA/V}^2$, and $\lambda = 0$.

$$K_n(W/L)$$




Fig. 10

$$V_S = I_D \cdot R_S \rightarrow R_S = \frac{V_S}{I_D} = \frac{2}{0.5 \mu A} = 4 k\Omega$$

$$V_D = V_{DD} - I_D R_D \rightarrow R_D = \frac{V_D - V_{DD}}{I_D} = \frac{10 - 5}{0.5 \mu A} = 10 k\Omega$$

Assume SAT

$$V_{GS} = V_t + \sqrt{\frac{2 I_D}{K_n(W/L)}} = 0.5 + \sqrt{\frac{2 \cdot 0.5 \mu A}{4 \text{ mA/V}^2}} = 1 \text{ V}$$

$$(*) V_{OV} = 1 - 0.5 = 0.5V < V_{GS} = 3V \quad \text{SAT} \checkmark$$

$$V_G = V_S + V_{GS} = 2 + 1 = 3V$$

$$R_{G2} = \frac{V_G}{I} = \frac{3}{1 \mu A} = 3 k\Omega$$

$$R_{G1} = \frac{V_{DD} - V_G}{I} = \frac{10 - 3}{1 \mu A} = 7 k\Omega$$

A6.5

Design the circuit in Fig. 5 to obtain a dc voltage of 0 V at each of the drains of Q_1 and Q_2 when $V_{G1} = V_{G2} = 0$. Operate all transistors at $V_{DN} = 0.15 \text{ V}$ and assume that $V_{tn} = 0.35 \text{ V}$ and $K_{nL}(W/L) = 400 \mu \text{A/V}^2$. Neglect channel-length modulation.

ICMR

↳ Range for which Mosfets Stay in Sat




Fig. 5

A6.5 To have $V_{D1} = V_{D2} = 0 \text{ V}$ the voltage drop across R_D must be 0.9V

$$R_D = \frac{0.9}{I_1} = \frac{2 \cdot 0.9}{0.2 \text{ mA}} = 9 k\Omega$$

$$(W/L)_{1,2} = \frac{2 I_1}{K_n \cdot V_{OV}} = \frac{0.2 \text{ mA}}{400 \mu \text{A/V}^2 \cdot 0.15^2} = 22.2$$

$$(W/L)_3 = \frac{2 I_3}{K_n V_{OV}} = \frac{2 \cdot 0.2 \text{ mA}}{400 \mu \text{A/V}^2 \cdot 0.15^2} = 44.4$$

$$(W/L)_4 = \frac{(W/L)_3}{2} = 22.2 \quad \leftarrow M_4 \text{ carries half the current of } M_3 \text{ & } M_2$$

KVL around Q_4

$$V_{DD} - I_4 R - V_{DS4} - (-V_{SS}) = 0$$

$$V_{DS4} = V_{GS4} = V_{ov} + V_t = 0.15 + 0.35 = 0.5V$$

$$R = \frac{0.9 - 0.5 - (-0.9)}{0.1 \text{ mA}} = 13 k\Omega$$

ICMR • $V_{CM, \min}$ to keep M_3 in saturation

$$V_{CM, \min} = V_{GS1} + V_{ov} - (-V_{SS}) = V_t + 2 V_{ov} - (-V_{SS}) = -0.25V$$

• $V_{CM, \max}$ to keep $M_1 \& M_2$ in saturation

$$V_{D1} - V_S > V_{CM} - V_S - V_T$$

$$V_{CM, \max} = V_{GS1} + V_t = 0 + 0.35V = 0.35V$$

V_{CM}